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A subthreshold swing (SS) below 60 mV/decade at room temperature is a critical requirement in CMOS transistors 
for ultralow power electronics. In the past decade, tremendous efforts have been made to explore new switching 
mechanisms overcoming the Boltzmann thermal limitation of traditional MOSFETs [1]. Examples include tunnel 
FETs utilizing band-to-band tunneling (BTBT) and the corresponding energy filtering action [2], and the negative 
capacitance FETs (NC-FETs) based on ferroelectric materials [3]. While TFETs have shown performance below 
expectations for a number of fundamental as well as design challenges [4-7], and the potentials of NC-FETs are still 
under intense scrutiny, additional device concepts are being proposed and investigated.  
The piezoelectric FETs (Piezo-FET) is an intriguing device concept that exploits a piezo-layer in the gate stack in 
order to produce a strain in the transistor controlled by the gate voltage, VG. If the strain modifies the conduction 
band edge (for an n-FET) so that the electron affinity increases with increasing VG, then an SS smaller than 60 
mV/decade can be achieved [8-9]. In this paper, we revisit the Piezo-FET by both providing a set of analytical, 
insightful expressions for the SS dependence on several material and design parameters, and reporting  numerical 
simulations of strain distribution and IV calculations in technologically relevant device structures. 
The schematic of Piezo-FET with a FinFET structure considered in this work is shown in Fig. 1, where the piezo-
layer is placed between the metal gate and a second metal shorted to the source, so that the voltage drop across the 
piezo is VG. The piezo material is assumed to be PZT-5H, whose parameters are reported in Table 1 [8,10-11], and 
the thickness Wpie of the piezo-layer is varied from 3 nm to 10 nm. Upon application of a positive VG, the piezo-layer 
expands along z direction, thus the semiconductor in the channel is compressed, as it is shown in Fig. 2(a), reporting 
the numerically calculated strain distribution obtained with the COMSOL simulator [12]. The 1D analytical model 
utilized to calculate the stress and strain is illustrated in Fig. 2(b), where it is assumed that the x and y directions are 
unconstrained, so that TXX, TYY components are negligible as compared to the stress, TZZ, along z direction. Because 
the device structure is assumed to repeat periodically in the z direction, the sum of the displacements along z 
direction for each device must be zero (see equation E1 in Fig. 2). Considering the relationship between stress and 
strain for the metal gate, oxide, semiconductor and the piezo-layer and combining with E1, the analytical 
expressions for the stress and strain are obtained as shown in Fig. 2(b), which are consistent with [8]. Figs. 3(a), (b) 
show the stress and strain profiles as a function of Wpie calculated using either the analytical model in Fig. 2 or the 
3D numerical simulations for (001)-oriented silicon with channel thickness Wfin of 5 nm at a VG of 0.3V. It can be 
observed that the analytical model is in fair agreement with the numerical simulations, but, overestimates the strain 
for very thin piezo-layers. Maximum VG=0.3V for minimum Wpie=3nm is compliant with the critical electric field 
Ecr=100 MV/m for the PZT-5H. For the ??valleys in silicon, the strain induced modulation of the conduction band is 
[13] 
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where k=x, y or z is the longitudinal direction of ??valley, while ?d and  ?u are the dilation and uniaxial deformation 
potentials, respectively. For silicon, ?d and  ?u are 1.1 and 9.29 eV, respectively.     
Fig. 3(c) shows the ?EC,k calculated based on the strain shown in Fig. 3(b): a ?EC,z of -0.126eV is obtained for the 
device with 3nm piezo-layer. The gate voltage controlled ?EC,z can be included in a self-consistent top of the barrier 
model [14] to get the transfer characteristics for the devices with and without piezo-layer shown in Fig. 4. A steep 
SS of 41.9 mV/decade is achieved for the thinnest piezo-layer Wpie= 3nm. 
In order to develop an intuitive insight in the device operation, we now derive an analytical expression for SS. To 
this purpose we consider an n-type, ultra-thin-body (UTB) FET (or a FinFET), assume that the inversion density ninv 
in sub-threshold regime is carried by the lowest subband (i.e. quantum limit approximation), and thus write ninv as 
[13] 
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where, 0,dm is the density of state mass, 0?  is valley degeneracy, 0?  is the energy of the lowest subband. In Eq. 2 
the electron gas is assumed to be non-degenerate (which is fully appropriate for the sub-threshold region) and the 
Fermi level is taken as the reference energy, namely EF=0. We now recall that the electrostatic potential, ?G, at the 
interface between the metal gate and the oxide in an UTB-FET, can be written as [13] 
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where ?M, ?SCT are respectively the metal work function and semiconductor electron affinity (with q being the 
electron charge). We further assume that ?0 in Eq. 2 moves rigidly with ?G, so that we finally obtain 
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where ?M  has been taken independent of VG. If we now suppose that, in sub-threshold region, the current ID changes 
with VG just as ninv, we finally obtain  
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As it can be seen, an n-type Piezo-FET can have an SS below 60mV/decade if VG induces a strain such that ?SCT 
increases with VG. Fig. 5 shows that the SS values given by the analytical model and those extracted from the 
numerical simulations in Fig. 4 agree well.  
In conclusion, the n-type FinFET device with piezo-layer in the gate stack is investigated in this paper. The gate 
voltage controlled stress, strain, conduction band edge shift, and the subthreshold swing are analytical modeled. The 
values of SS demonstrate a strong dependence on the thickness of piezo-layer. A steep SS of 41.9 mV/decade is 
achieved for the device with the thinnest Wpie of 3 nm.  
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Fig.1 The schematic of Piezo-FET with a 
FinFET structure.  
Fig. 2 (a) Numerically simulated strain distribution for the device at VG=0.3V. 
The semiconductor in the channel is compressed due to the expansion of the 
piezo-layer. (b) Analytical model for stress and strain calculation. 
 
  
Fig. 3 Analytically modeled (solid) and numerically simulated (open) (a) stress, (b) 
strain, and (c) the conduction band edge shift for (001)-oriented Si as a function of the 
Wpie at VG of 0.3V. 
Fig. 4 The transfer characteristics for 
the devices with and without piezo-
layer obtained with a numerical, self-
consistent top-of-the-barrier current 
model. 
 
Material 
Parameters for stress and strain calculation 
Elastic compliance constant, Sij 
[10-12m2/N] 
Piezoelectric strain 
constants, dij [10-12C/N] 
S11 S12 S13 S33 S44 dx5 dz1 dz3 
PZT-5H[8] 16.5 -4.78 -84.5 20.7 43.5 741 -274 593 
Silicon[8] 7.68 -2.14 NA NA 12.5 NA NA NA 
HfO2[10] 5.27 -1.21 NA NA 11.4 NA NA NA 
TiN[11] 1.73 -0.34 NA NA 5.88 NA NA NA 
 
Fig. 5 The SS obtained from Eq. 6 and 
extracted from the IDS-VGS curves of Fig. 4. 
Table 1.  The elastic compliance constants Sij and the piezoelectric strain 
constants dij of the materials for the strain and stress calculation. 
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